

✓




FIG. 2




FIG. 3




FIG. 4

FIG. 5 is a schematic diagram of a digital-to-analog converter (DAC) circuit. The circuit is divided into four stages, each processing a bit (bit1, bit2, bit3, bit4) and contributing to the final output. Each stage includes a 1-bit DAC, a switch (S1-S12), a capacitor (C1-C4), and a switch (S3-S6). The output of each stage is connected to a common output line (160) through a switch (S13-S16). The output line is connected to an output terminal (160) through a switch (S17). The output signal is labeled 'output'.







FIG. 6


FIG. 5




$P1=0$	$V(C1)=V_{ref}$	$Q(C1)=C \cdot V_{ref}$
$P2=0$	$V(C2)=0$	$Q(C2)=0$
$P3=1$	$V(C3)=0$	$Q(C3)=0$
$P4=0$	$V(C4)=0$	$Q(C4)=0$



$P1=0$	$V(C1)=V_{ref}/2$	$Q(C1)=C \cdot V_{ref}/2$
$P2=0$	$V(C2)=V_{ref}/2$	$Q(C2)=C \cdot V_{ref}/2$
$P3=0$	$V(C3)=0$	$Q(C3)=0$
$P4=1$	$V(C4)=0$	$Q(C4)=0$



$P1=1$	$V(C1)=V_{ref}/4$	$Q(C1)=C \cdot V_{ref}/4$
$P2=0$	$V(C2)=V_{ref}/2$	$Q(C2)=C \cdot V_{ref}/2$
$P3=0$	$V(C3)=V_{ref}/4$	$Q(C3)=C \cdot V_{ref}/4$
$P4=0$	$V(C4)=0$	$Q(C4)=0$



$P1=0$	$V(C1)=V_{ref}/4$	$Q(C1)=C \cdot V_{ref}/4$
$P2=1$	$V(C2)=V_{ref}/2$	$Q(C2)=C \cdot V_{ref}/2$
$P3=0$	$V(C3)=V_{ref}/4$	$Q(C3)=C \cdot V_{ref}/4$
$P4=0$	$V(C4)=0$	$Q(C4)=0$

Master  
Clock







FIG 9




P1 "0"	$V(C_1) = V_{ref}$	$Q(C_1) = C \cdot V_{ref}$
P2 "0"	$V(C_2) = 0$	$Q(C_2) = 0$
P3 "1"	$V(C_3) = 0$	$Q(C_3) = 0$
	$V(C_4) = 0$	$Q(C_4) = 0$







P1 "1"	$V(C_1) = V_{ref}/4$	$Q(C_1) = C \cdot V_{ref}/4$
P2 "0"	$V(C_2) = V_{ref}/4$	$Q(C_2) = C \cdot V_{ref}/4$
P3 "0"	$V(C_3) = V_{ref}/4$	$Q(C_3) = C \cdot V_{ref}/4$
	$V(C_4) = V_{ref}/4$	$Q(C_4) = C \cdot V_{ref}/4$




P1 "0"	$V(C_1) = V_{ref}/4$	$Q(C_1) = C \cdot V_{ref}/4$
P2 "1"	$V(C_2) = V_{ref}/4$	$Q(C_2) = C \cdot V_{ref}/4$
P3 "0"	$V(C_3) = V_{ref}/4$	$Q(C_3) = C \cdot V_{ref}/4$
	$V(C_4) = V_{ref}/4$	$Q(C_4) = C \cdot V_{ref}/4$











$P1=0$	$V(C1)=V_{ref}$	$Q(C1)=C \cdot V_{ref}$
$P2=0$	$V(C2)=0$	$Q(C2)=0$
$P3=1$	$V(C3)=0$	$Q(C3)=0$
	$V(C4)=0$	$Q(C4)=0$




$P1=1$	$V(C1)=V_{ref}/2$	$Q(C1)=C \cdot V_{ref}/2$
$P2=0$	$V(C2)=V_{ref}/2$	$Q(C2)=C \cdot V_{ref}/2$
$P3=0$	$V(C3)=0$	$Q(C3)=0$
	$V(C4)=0$	$Q(C4)=0$




$P1=0$	$V(C1)=V_{ref}/2$	$Q(C1)=C \cdot V_{ref}/2$
$P2=1$	$V(C2)=V_{ref}/2$	$Q(C2)=C \cdot V_{ref}/2$
$P3=0$	$V(C3)=0$	$Q(C3)=0$
	$V(C4)=0$	$Q(C4)=0$

150 152

bit1  
172  
bit2  
178




bit3  
184




bit4  
190

output  
160


FIG. 13



$$\begin{array}{l}
 P1=0 \quad V(C1)=V_{ref} \quad Q(C1)=C+V_{ref} \\
 P2=0 \quad V(C2)=0 \quad Q(C2)=0 \\
 P3=1 \quad V(C3)=0 \quad Q(C3)=0 \\
 \quad \quad V(C4)=0 \quad Q(C4)=0
 \end{array}$$



$$\begin{array}{l}
 P1=1 \quad V(C1)=V_{ref}/4 \quad Q(C1)=C+V_{ref}/4 \\
 P2=0 \quad V(C2)=V_{ref}/4 \quad Q(C2)=C+V_{ref}/4 \\
 P3=0 \quad V(C3)=V_{ref}/4 \quad Q(C3)=C+V_{ref}/4 \\
 \quad \quad V(C4)=V_{ref}/4 \quad Q(C4)=C+V_{ref}/4
 \end{array}$$



$$\begin{array}{l}
 P1=0 \quad V(C1)=V_{ref}/4 \quad Q(C1)=C+V_{ref}/4 \\
 P2=1 \quad V(C2)=V_{ref}/4 \quad Q(C2)=C+V_{ref}/4 \\
 P3=0 \quad V(C3)=V_{ref}/4 \quad Q(C3)=C+V_{ref}/4 \\
 \quad \quad V(C4)=V_{ref}/4 \quad Q(C4)=C+V_{ref}/4
 \end{array}$$




FIG. 15

FIG 16A







FIG 16B












FIG. 17







FIG. 18



$$\begin{aligned}
 P1 &= 1 & V(C102) &= 0 & Q(C102) &= 0 \\
 P2 &= 0 & V(C101) &= V_{ref} & Q(C101) &= C \cdot V_{ref} \\
 P3 &= 0 & V(C103) &= ? & Q(C103) &= ?
 \end{aligned}$$



$$\begin{aligned}
 P1 &= 0 & V(C102) &= V_{ref}/2 & Q(C102) &= C \cdot V_{ref}/2 \\
 P2 &= 1 & V(C101) &= V_{ref}/2 & Q(C101) &= C \cdot V_{ref}/2 \\
 P3 &= 0 & V(C103) &= 0 & Q(C103) &= 0
 \end{aligned}$$



$$\begin{aligned}
 P1 &= 0 & V(C102) &= V_{ref}/2 & Q(C102) &= C \cdot V_{ref}/2 \\
 P2 &= 0 & V(C101) &= V_{ref}/4 & Q(C101) &= C \cdot V_{ref}/4 \\
 P3 &= 1 & V(C103) &= V_{ref}/4 & Q(C103) &= C \cdot V_{ref}/4
 \end{aligned}$$





FIG 20






FIG. 22




FIG. 23





FIG 24









FIG 26



F1G 27

FIG 28A





FIG 28B

450






FIG. 29





FIG. 30



500




FIG. 32

FIG. 31






FIG. 33A

P1 "0"	$V(C_1) = V_{ref}$	$Q(C_1) = C \cdot V_{ref}$
P2 "0"	$V(C_2) = 0$	$Q(C_2) = 0$
P3 "1"	$V(C_3) = 0$	$Q(C_3) = 0$
	$V(C_4) = 0$	$Q(C_4) = 0$




FIG. 33B

P1 "1"	$V(C_1) = V_{ref}/4$	$Q(C_1) = C \cdot V_{ref}/4$
P2 "0"	$V(C_2) = V_{ref}/4$	$Q(C_2) = C \cdot V_{ref}/4$
P3 "0"	$V(C_3) = V_{ref}/4$	$Q(C_3) = C \cdot V_{ref}/4$
	$V(C_4) = V_{ref}/4$	$Q(C_4) = C \cdot V_{ref}/4$






FIG. 33C

P1 "0"	$V(C_1) = V_{ref}/4$	$Q(C_1) = C \cdot V_{ref}/4$
P2 "1"	$V(C_2) = V_{ref}/4$	$Q(C_2) = C \cdot V_{ref}/4$
P3 "0"	$V(C_3) = V_{ref}/4$	$Q(C_3) = C \cdot V_{ref}/4$
	$V(C_4) = V_{ref}/4$	$Q(C_4) = C \cdot V_{ref}/4$


Q delivered to  
output terminal  
is  $Q(C_1) = C \cdot V_{ref}/4$



P1 "0"	$V(C_1) = V_{ref}$	$Q(C_1) = C * V_{ref}$
P2 "0"	$V(C_2) = V_{ref}$	$Q(C_2) = C * V_{ref}$
P3 "1"	$V(C_3) = 0$	$Q(C_3) = 0$
	$V(C_4) = 0$	$Q(C_4) = 0$



P1 "1"	$V(C_1) = V_{ref}/2$	$Q(C_1) = C * V_{ref}/2$
P2 "0"	$V(C_2) = V_{ref}/2$	$Q(C_2) = C * V_{ref}/2$
P3 "0"	$V(C_3) = V_{ref}/2$	$Q(C_3) = C * V_{ref}/2$
	$V(C_4) = V_{ref}/2$	$Q(C_4) = C * V_{ref}/2$



P1 "0"	$V(C_1) = V_{ref}/2$	$Q(C_1) = C * V_{ref}/2$
P2 "1"	$V(C_2) = V_{ref}/2$	$Q(C_2) = C * V_{ref}/2$
P3 "0"	$V(C_3) = V_{ref}/2$	$Q(C_3) = C * V_{ref}/2$
	$V(C_4) = V_{ref}/2$	$Q(C_4) = C * V_{ref}/2$

Q delivered to output terminal  
is  $Q(C_1) + Q(C_2) =$

$$C * V_{ref}/2 + C * V_{ref}/2 = C * V_{ref}$$

800




FIG. 35